mirror of https://github.com/espressif/esp-idf.git synced 2026-04-27 19:13:21 +00:00

Files

T

Armando (Dou Yiwen) 9501efde96 Merge branch 'feat/mmu_configurable_page_size_s31' into 'master'

mmu: supported configurable page size on s31

See merge request espressif/esp-idf!47193

2026-04-21 03:31:16 +00:00

device

refactor(clk_tree): use general api to enable the clk

2026-04-16 20:03:06 +08:00

esp32

feat(psram): allow PSRAM to enter halfsleep mode during light sleep

2026-02-28 22:33:34 +08:00

esp32c5

…

esp32c61

feat(mspi): support 120MHz flash and psram for esp32c61

2026-01-21 14:38:04 +08:00

esp32h4

fix(clk): update H4 to use 64MHz clock for mspi

2026-01-04 14:07:01 +08:00

esp32p4

…

esp32s2

feat(psram): allow PSRAM to enter halfsleep mode during light sleep

2026-02-28 22:33:34 +08:00

esp32s3

feat(psram): allow PSRAM to enter halfsleep mode during light sleep

2026-02-28 22:33:34 +08:00

esp32s31

feat(psram): support psram 100mhz

2026-04-03 10:01:31 +08:00

include

feat(ldo): Add ldo support for psram on esp32s31

2026-04-01 16:31:35 +08:00

system_layer

feat(mmu): configurable page size s31 support

2026-04-20 16:58:29 +08:00

test_apps

feat(psram): support psram device driver

2026-03-31 13:56:43 +08:00

xip_impl

refactor(global): remove completed todos in the codebase

2025-12-15 22:40:15 +08:00

CMakeLists.txt

feat(ldo): Add ldo support for psram on esp32s31

2026-04-01 16:31:35 +08:00

Kconfig

…

Kconfig.spiram.common

docs: clarify PSRAM default allocation behavior

2026-03-25 15:35:21 +08:00

linker.lf

feat(ldo): Add ldo support for psram on esp32s31

2026-04-01 16:31:35 +08:00

project_include.cmake

…

README.md

feat(mspi): supported mspi flash and psram isr

2025-12-26 01:04:45 +00:00

sdkconfig.rename.esp32s2

…

sdkconfig.rename.esp32s3

…

README.md

PSRAM MSPI Interrupt Handling

Overview

This file (system_layer/esp_psram_mspi.c) handles PSRAM-specific MSPI interrupt registration.

Chip Type	`MSPI_LL_INTR_SHARED`	Behavior
Shared IRQ	1	Register to shared MSPI dispatcher
Separate IRQ	0	Register standalone PSRAM ISR via `esp_intr_alloc()`

Documentation

For detailed architecture, flow diagrams, and API reference, see:

esp_hw_support/README.md - MSPI Interrupt Logic