espressif/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-04-29 03:44:59 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
37dfd8fb520eabe4063f00d345be53763ce72101
esp-idf/components/ulp
T
History
Wu Zheng Hui ba4b493df8 Merge branch 'fix/lp_core_uart_clk_init' into 'master' 
fix(lp_uart): Fixed LP UART bus clock initialization flow

See merge request espressif/esp-idf!29680
2024-03-18 10:21:42 +08:00
..
cmake
feat(lp-core): Added ability to print from LP ROM on the LP core
2024-03-14 18:45:02 +01:00
ld
feat(ulp-riscv): Added interrupt vector handling for ULP RISC-V
2024-01-18 15:59:27 +01:00
lp_core
Merge branch 'fix/lp_core_uart_clk_init' into 'master'
2024-03-18 10:21:42 +08:00
test_apps
feat(ulp-riscv): Added unit test for RTC I2C
2024-02-21 11:46:19 +01:00
ulp_common
fix(ulp): enable astyle linter and format ULP component
2024-01-22 11:43:38 +08:00
ulp_fsm
fix(ulp): enable astyle linter and format ULP component
2024-01-22 11:43:38 +08:00
ulp_riscv
fix(ulp-riscv): Wrapped all RTC I2C and UART operations in critical sections
2024-02-21 11:45:06 +01:00
CMakeLists.txt
feat(ulp/lp_core): Added basic support for building and running a LP-Core app on ESP32P4
2023-11-29 10:50:40 +08:00
component_ulp_common.cmake
ulp: added basic support for building and running a binary in the lp core
2023-03-09 10:12:23 +08:00
esp32ulp_mapgen.py
ulp: esp32ulp_mapgen: remove the special case for RISC-V, cleanup
2022-08-30 02:34:28 +02:00
Kconfig
feat(lp-core): Added ability to print from LP ROM on the LP core
2024-03-14 18:45:02 +01:00
project_include.cmake
feat(lp-core): Added ability to print from LP ROM on the LP core
2024-03-14 18:45:02 +01:00
sdkconfig.rename.esp32
soc: moved kconfig options out of the target component.
2022-04-21 12:09:43 +08:00
sdkconfig.rename.esp32s2
soc: moved kconfig options out of the target component.
2022-04-21 12:09:43 +08:00