mirror of
https://github.com/espressif/esp-idf.git
synced 2026-04-27 19:13:21 +00:00
igor.masar
9ab7d5eb03
Add ESP32-S31 USB DWC/UTMI LL headers, SoC register structures, peripheral descriptors, capabilities, and linker mappings so the HS OTG controller and UTMI PHY can be built in esp_hal_usb. Introduce SOC_USB_FSLS_PHY_NUM on USB-OTG targets to separate FSLS USB_WRAP support from OTG/UTMI support. Use it to gate usb_wrap, the USB PHY driver, docs, and example build rules on targets without an FSLS PHY. Also add UTMI data pulldown control to the HAL, clear the boot-time DWC suspend state on ESP32-S31, alias the legacy internal PHY target to UTMI for backward compatibility, and extend usb_phy tests for UTMI-only targets.
37 lines
897 B
CMake
37 lines
897 B
CMake
idf_build_get_property(target IDF_TARGET)
|
|
|
|
if(${target} STREQUAL "linux")
|
|
return() # This component is not supported by the POSIX/Linux simulator
|
|
endif()
|
|
|
|
set(includes "include")
|
|
set(srcs)
|
|
|
|
if(EXISTS "${CMAKE_CURRENT_LIST_DIR}/${target}/include")
|
|
list(APPEND includes "${target}/include")
|
|
endif()
|
|
|
|
# USB-DWC related source files
|
|
if(CONFIG_SOC_USB_OTG_SUPPORTED)
|
|
list(APPEND srcs "usb_dwc_hal.c" "${target}/usb_dwc_periph.c")
|
|
endif()
|
|
|
|
# USB FSLS PHY wrapper
|
|
if(CONFIG_SOC_USB_FSLS_PHY_NUM GREATER 0)
|
|
list(APPEND srcs "usb_wrap_hal.c")
|
|
endif()
|
|
|
|
# USB UTMI PHY
|
|
if(CONFIG_SOC_USB_UTMI_PHY_NUM GREATER 0)
|
|
list(APPEND srcs "usb_utmi_hal.c")
|
|
endif()
|
|
|
|
# USB Serial JTAG
|
|
if(CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED)
|
|
list(APPEND srcs "usb_serial_jtag_hal.c")
|
|
endif()
|
|
|
|
idf_component_register(SRCS ${srcs}
|
|
INCLUDE_DIRS ${includes}
|
|
REQUIRES soc hal)
|