mirror of
https://github.com/espressif/esp-idf.git
synced 2026-04-30 04:15:06 +00:00
cd634f76d4
The coprocessor cpu trap signal doesnt have a stable reset value, force ULP-RISC-V clock on to stop RTC_COCPU_TRAP_TRIG_EN from waking the CPU