mirror of
https://github.com/espressif/esp-idf.git
synced 2026-04-27 19:13:21 +00:00
morris
f2d62bba74
- Add intr_priority field to gdma_channel_t structure - Add intr_bind_name field to gdma_signal_conn_t for interrupt binding - Validate intr_priority during channel allocation (must be 0-3) - Use ESP_INTR_FLAG_SHARED_PRIVATE instead of ESP_INTR_FLAG_SHARED - Use esp_intr_alloc_info() with bind_by.name for shared interrupts - Add interrupt priority configuration test case - Update all gdma_periph.c files with pair-specific bind names (gdma_gXpY)
119 lines
5.6 KiB
C
119 lines
5.6 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2024-2025 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include "hal/gdma_periph.h"
|
|
#include "soc/ahb_dma_reg.h"
|
|
|
|
const gdma_signal_conn_t gdma_periph_signals = {
|
|
.groups = {
|
|
[0] = {
|
|
.pairs = {
|
|
[0] = {
|
|
.rx_irq_id = ETS_DMA_IN_CH0_INTR_SOURCE,
|
|
.tx_irq_id = ETS_DMA_OUT_CH0_INTR_SOURCE,
|
|
.name = "gdma_g0p0",
|
|
},
|
|
[1] = {
|
|
.rx_irq_id = ETS_DMA_IN_CH1_INTR_SOURCE,
|
|
.tx_irq_id = ETS_DMA_OUT_CH1_INTR_SOURCE,
|
|
.name = "gdma_g0p1",
|
|
}
|
|
}
|
|
}
|
|
}
|
|
};
|
|
|
|
/* AHB_DMA Channel (Group0, Pair0) Registers Context
|
|
Include: AHB_DMA_MISC_CONF_REG
|
|
AHB_DMA_IN_INT_ENA_CH0_REG / AHB_DMA_OUT_INT_ENA_CH0_REG / AHB_DMA_IN_PERI_SEL_CH0_REG / AHB_DMA_OUT_PERI_SEL_CH0_REG
|
|
AHB_DMA_IN_CONF0_CH0_REG / AHB_DMA_IN_CONF1_CH0_REG / AHB_DMA_IN_LINK_CH0_REG / AHB_DMA_IN_PRI_CH0_REG
|
|
AHB_DMA_OUT_CONF0_CH0_REG / AHB_DMA_OUT_CONF1_CH0_REG / AHB_DMA_OUT_LINK_CH0_REG / AHB_DMA_OUT_PRI_CH0_REG
|
|
|
|
AHB_DMA_TX_CH_ARB_WEIGHT_CH0_REG / AHB_DMA_TX_ARB_WEIGHT_OPT_DIR_CH0_REG
|
|
AHB_DMA_RX_CH_ARB_WEIGHT_CH0_REG / AHB_DMA_RX_ARB_WEIGHT_OPT_DIR_CH0_REG
|
|
AHB_DMA_IN_LINK_ADDR_CH0_REG / AHB_DMA_OUT_LINK_ADDR_CH0_REG
|
|
AHB_DMA_INTR_MEM_START_ADDR_REG / AHB_DMA_INTR_MEM_END_ADDR_REG
|
|
AHB_DMA_ARB_TIMEOUT_TX_REG / AHB_DMA_ARB_TIMEOUT_RX_REG
|
|
AHB_DMA_WEIGHT_EN_TX_REG / AHB_DMA_WEIGHT_EN_RX_REG
|
|
*/
|
|
#define G0P0_RETENTION_REGS_CNT_0 13
|
|
#define G0P0_RETENTION_MAP_BASE_0 AHB_DMA_IN_INT_ENA_CH0_REG
|
|
#define G0P0_RETENTION_REGS_CNT_1 12
|
|
#define G0P0_RETENTION_MAP_BASE_1 AHB_DMA_TX_CH_ARB_WEIGHT_CH0_REG
|
|
static const uint32_t g0p0_regs_map0[4] = {0x4c801001, 0x604c0060, 0x0, 0x0};
|
|
static const uint32_t g0p0_regs_map1[4] = {0xc0000003, 0xfc900000, 0x0, 0x0};
|
|
static const regdma_entries_config_t gdma_g0p0_regs_retention[] = {
|
|
[0] = {
|
|
.config = REGDMA_LINK_ADDR_MAP_INIT(REGDMA_GDMA_LINK(0x00), \
|
|
G0P0_RETENTION_MAP_BASE_0, G0P0_RETENTION_MAP_BASE_0, \
|
|
G0P0_RETENTION_REGS_CNT_0, 0, 0, \
|
|
g0p0_regs_map0[0], g0p0_regs_map0[1], \
|
|
g0p0_regs_map0[2], g0p0_regs_map0[3]), \
|
|
.owner = GDMA_RETENTION_ENTRY
|
|
}, \
|
|
[1] = {
|
|
.config = REGDMA_LINK_ADDR_MAP_INIT(REGDMA_GDMA_LINK(0x01), \
|
|
G0P0_RETENTION_MAP_BASE_1, G0P0_RETENTION_MAP_BASE_1, \
|
|
G0P0_RETENTION_REGS_CNT_1, 0, 0, \
|
|
g0p0_regs_map1[0], g0p0_regs_map1[1], \
|
|
g0p0_regs_map1[2], g0p0_regs_map1[3]), \
|
|
.owner = GDMA_RETENTION_ENTRY
|
|
},
|
|
};
|
|
|
|
/* AHB_DMA Channel (Group0, Pair1) Registers Context
|
|
Include: AHB_DMA_MISC_CONF_REG
|
|
AHB_DMA_IN_INT_ENA_CH1_REG / AHB_DMA_OUT_INT_ENA_CH1_REG / AHB_DMA_IN_PERI_SEL_CH1_REG / AHB_DMA_OUT_PERI_SEL_CH1_REG
|
|
AHB_DMA_IN_CONF0_CH1_REG / AHB_DMA_IN_CONF1_CH1_REG / AHB_DMA_IN_LINK_CH1_REG / AHB_DMA_IN_PRI_CH1_REG
|
|
AHB_DMA_OUT_CONF0_CH1_REG / AHB_DMA_OUT_CONF1_CH1_REG / AHB_DMA_OUT_LINK_CH1_REG / AHB_DMA_OUT_PRI_CH1_REG
|
|
|
|
AHB_DMA_TX_CH_ARB_WEIGHT_CH1_REG / AHB_DMA_TX_ARB_WEIGHT_OPT_DIR_CH1_REG
|
|
AHB_DMA_RX_CH_ARB_WEIGHT_CH1_REG / AHB_DMA_RX_ARB_WEIGHT_OPT_DIR_CH1_REG
|
|
AHB_DMA_IN_LINK_ADDR_CH1_REG / AHB_DMA_OUT_LINK_ADDR_CH1_REG
|
|
AHB_DMA_INTR_MEM_START_ADDR_REG / AHB_DMA_INTR_MEM_END_ADDR_REG
|
|
AHB_DMA_ARB_TIMEOUT_TX_REG / AHB_DMA_ARB_TIMEOUT_RX_REG
|
|
AHB_DMA_WEIGHT_EN_TX_REG / AHB_DMA_WEIGHT_EN_RX_REG
|
|
*/
|
|
#define G0P1_RETENTION_REGS_CNT_0 13
|
|
#define G0P1_RETENTION_MAP_BASE_0 AHB_DMA_IN_INT_ENA_CH1_REG
|
|
#define G0P1_RETENTION_REGS_CNT_1 12
|
|
#define G0P1_RETENTION_MAP_BASE_1 AHB_DMA_TX_CH_ARB_WEIGHT_CH1_REG
|
|
static const uint32_t g0p1_regs_map0[4] = {0x81001, 0x0, 0xc00604c0, 0x604};
|
|
static const uint32_t g0p1_regs_map1[4] = {0xc0000003, 0x3f4800, 0x0, 0x0};
|
|
static const regdma_entries_config_t gdma_g0p1_regs_retention[] = {
|
|
[0] = {
|
|
.config = REGDMA_LINK_ADDR_MAP_INIT(REGDMA_GDMA_LINK(0x00), \
|
|
G0P1_RETENTION_MAP_BASE_0, G0P1_RETENTION_MAP_BASE_0, \
|
|
G0P1_RETENTION_REGS_CNT_0, 0, 0, \
|
|
g0p1_regs_map0[0], g0p1_regs_map0[1], \
|
|
g0p1_regs_map0[2], g0p1_regs_map0[3]), \
|
|
.owner = GDMA_RETENTION_ENTRY
|
|
},
|
|
[1] = {
|
|
.config = REGDMA_LINK_ADDR_MAP_INIT(REGDMA_GDMA_LINK(0x01), \
|
|
G0P1_RETENTION_MAP_BASE_1, G0P1_RETENTION_MAP_BASE_1, \
|
|
G0P1_RETENTION_REGS_CNT_1, 0, 0, \
|
|
g0p1_regs_map1[0], g0p1_regs_map1[1], \
|
|
g0p1_regs_map1[2], g0p1_regs_map1[3]), \
|
|
.owner = GDMA_RETENTION_ENTRY
|
|
},
|
|
};
|
|
|
|
const gdma_chx_reg_ctx_link_t gdma_chx_regs_retention[1][2] = {
|
|
[0] = {
|
|
[0] = {
|
|
gdma_g0p0_regs_retention,
|
|
ARRAY_SIZE(gdma_g0p0_regs_retention),
|
|
SLEEP_RETENTION_MODULE_GDMA_CH0,
|
|
},
|
|
[1] = {
|
|
gdma_g0p1_regs_retention,
|
|
ARRAY_SIZE(gdma_g0p1_regs_retention),
|
|
SLEEP_RETENTION_MODULE_GDMA_CH1,
|
|
},
|
|
}
|
|
};
|