Convert to new KiCAD; add silkscreen for external connectors; remove PoE load resistors

This commit is contained in:
Michael Ehrenreich
2026-03-28 02:20:13 +01:00
parent c3bd373e1b
commit db0e667be8
10 changed files with 14196 additions and 5992 deletions
+422 -228
View File
File diff suppressed because it is too large Load Diff
+1690 -718
View File
File diff suppressed because it is too large Load Diff
+817 -233
View File
File diff suppressed because it is too large Load Diff
+7093 -2897
View File
File diff suppressed because it is too large Load Diff
+53 -7
View File
@@ -3,6 +3,8 @@
"3dviewports": [],
"design_settings": {
"defaults": {
"apply_defaults_to_fp_barcodes": false,
"apply_defaults_to_fp_dimensions": false,
"apply_defaults_to_fp_fields": false,
"apply_defaults_to_fp_shapes": false,
"apply_defaults_to_fp_text": false,
@@ -190,6 +192,7 @@
"extra_footprint": "warning",
"footprint": "error",
"footprint_filters_mismatch": "ignore",
"footprint_symbol_field_mismatch": "warning",
"footprint_symbol_mismatch": "warning",
"footprint_type_mismatch": "ignore",
"hole_clearance": "error",
@@ -207,6 +210,7 @@
"mirrored_text_on_front_layer": "warning",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"missing_tuning_profile": "warning",
"net_conflict": "warning",
"nonmirrored_text_on_back_layer": "warning",
"npth_inside_courtyard": "ignore",
@@ -226,9 +230,12 @@
"too_many_vias": "error",
"track_angle": "error",
"track_dangling": "warning",
"track_not_centered_on_via": "ignore",
"track_on_post_machined_layer": "error",
"track_segment_length": "error",
"track_width": "error",
"tracks_crossing": "error",
"tuning_profile_track_geometries": "ignore",
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
@@ -351,11 +358,13 @@
"zones_allow_external_fillets": false
},
"ipc2581": {
"bom_rev": "",
"dist": "",
"distpn": "",
"internal_id": "",
"mfg": "",
"mpn": ""
"mpn": "",
"sch_revision": ""
},
"layer_pairs": [
{
@@ -368,6 +377,15 @@
"viewports": []
},
"boards": [],
"component_class_settings": {
"assignments": [],
"meta": {
"version": 0
},
"sheet_component_classes": {
"enabled": false
}
},
"cvpcb": {
"equivalence_files": []
},
@@ -557,11 +575,14 @@
"duplicate_sheet_names": "error",
"endpoint_off_grid": "warning",
"extra_units": "error",
"field_name_whitespace": "warning",
"footprint_filter": "ignore",
"footprint_link_issues": "warning",
"four_way_junction": "ignore",
"global_label_dangling": "warning",
"ground_pin_not_ground": "warning",
"hier_label_mismatch": "error",
"isolated_pin_label": "warning",
"label_dangling": "error",
"label_multiple_wires": "warning",
"lib_symbol_issues": "warning",
@@ -584,6 +605,7 @@
"similar_power": "warning",
"simulation_model_issue": "ignore",
"single_global_label": "ignore",
"stacked_pin_name": "warning",
"unannotated": "error",
"unconnected_wire_endpoint": "warning",
"undefined_netclass": "error",
@@ -616,6 +638,7 @@
"priority": 2147483647,
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.2,
"tuning_profile": "",
"via_diameter": 0.6,
"via_drill": 0.3,
"wire_width": 6
@@ -624,11 +647,12 @@
"name": "PoE",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 0,
"schematic_color": "rgb(177, 0, 156)"
"schematic_color": "rgb(177, 0, 156)",
"tuning_profile": ""
}
],
"meta": {
"version": 4
"version": 5
},
"net_colors": null,
"netclass_assignments": {
@@ -693,6 +717,10 @@
},
"schematic": {
"annotate_start_num": 0,
"annotation": {
"method": 0,
"sort_order": 0
},
"bom_export_filename": "${PROJECTNAME}.csv",
"bom_fmt_presets": [],
"bom_fmt_settings": {
@@ -794,6 +822,7 @@
"sort_asc": true,
"sort_field": "Reference"
},
"bus_aliases": {},
"connection_grid_size": 50.0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
@@ -801,6 +830,7 @@
"default_line_thickness": 6.0,
"default_text_size": 50.0,
"field_names": [],
"hop_over_size_choice": 0,
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
@@ -823,7 +853,8 @@
},
"net_format_name": "",
"page_layout_descr_file": "",
"plot_directory": "",
"plot_directory": "release/",
"reuse_designators": true,
"space_save_all_events": true,
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
@@ -832,12 +863,21 @@
"spice_save_all_dissipations": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
"subpart_id_separator": 0,
"top_level_sheets": [
{
"filename": "its-g5-receiver.kicad_sch",
"name": "its-g5-receiver",
"uuid": "5f0ed396-5c73-48a5-b3b1-ecd5bdcce9c3"
}
],
"used_designators": "",
"variants": []
},
"sheets": [
[
"5f0ed396-5c73-48a5-b3b1-ecd5bdcce9c3",
"Root"
"its-g5-receiver"
],
[
"1d9b67bf-a961-4f07-9fe9-7c55172f32a6",
@@ -872,5 +912,11 @@
"Ext Conn"
]
],
"text_variables": {}
"text_variables": {},
"tuning_profiles": {
"meta": {
"version": 0
},
"tuning_profiles_impedance_geometric": []
}
}
+1701 -691
View File
File diff suppressed because it is too large Load Diff
+494 -158
View File
File diff suppressed because it is too large Load Diff
+562 -174
View File
File diff suppressed because it is too large Load Diff
+983 -659
View File
File diff suppressed because it is too large Load Diff
+381 -227
View File
File diff suppressed because it is too large Load Diff