espressif/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-04-27 19:13:21 +00:00
Code Issues Packages Projects Releases Wiki Activity

fix(soc): update breakpoint nums on c5 and h4

Browse Source
This commit is contained in:
Chen Jichang
2025-12-16 12:10:19 +08:00
parent d5ddb10d39
commit 23f1428356
4 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/soc/esp32c5/include/soc/Kconfig.soc_caps.in
+2 -2
View File
@@ -461,11 +461,11 @@ config SOC_BRANCH_PREDICTOR_SUPPORTED
config SOC_CPU_BREAKPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex
components/soc/esp32c5/include/soc/soc_caps.h
+2 -2
View File
@@ -173,8 +173,8 @@
#define SOC_INT_HW_NESTED_SUPPORTED 1 // Support for hardware interrupts nesting
#define SOC_BRANCH_PREDICTOR_SUPPORTED 1
#define SOC_CPU_BREAKPOINTS_NUM 4
#define SOC_CPU_WATCHPOINTS_NUM 4
#define SOC_CPU_BREAKPOINTS_NUM 3
#define SOC_CPU_WATCHPOINTS_NUM 3
#define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x100 // bytes
#define SOC_CPU_HAS_PMA 1
components/soc/esp32h4/include/soc/Kconfig.soc_caps.in
+2 -2
View File
@@ -225,11 +225,11 @@ config SOC_CPU_COPROC_NUM
config SOC_CPU_BREAKPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex
components/soc/esp32h4/include/soc/soc_caps.h
+2 -2
View File
@@ -166,8 +166,8 @@
#define SOC_CPU_HAS_DSP 1
#define SOC_CPU_COPROC_NUM 2
#define SOC_CPU_BREAKPOINTS_NUM 4
#define SOC_CPU_WATCHPOINTS_NUM 4
#define SOC_CPU_BREAKPOINTS_NUM 3
#define SOC_CPU_WATCHPOINTS_NUM 3
#define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000 // bytes
#define SOC_CPU_HAS_PMA 1