mirror of
https://github.com/espressif/esp-idf.git
synced 2026-04-27 19:13:21 +00:00
fix(regi2c): align esp32h4 SARADC test macros
Keep the ESP32-H4 regi2c test app aligned with the renamed SARADC definitions so the target still builds after the ADC support merge. Made-with: Cursor
This commit is contained in:
@@ -36,7 +36,19 @@ extern "C" {
|
||||
#define TEST_REG_MASK_MSB I2C_APLL_OC_DVDD_MSB
|
||||
#define TEST_REG_MASK_LSB I2C_APLL_OC_DVDD_LSB
|
||||
|
||||
#elif CONFIG_IDF_TARGET_ESP32H4 || CONFIG_IDF_TARGET_ESP32S31
|
||||
#elif CONFIG_IDF_TARGET_ESP32H4
|
||||
|
||||
#include "soc/regi2c_saradc.h"
|
||||
#define TEST_BLOCK I2C_SAR_ADC
|
||||
#define TEST_HOST_ID I2C_SAR_ADC_HOSTID
|
||||
/* ADC_SAR1_INITIAL_CODE_LOW_ADDR: register 0, bits [7:0] — full 8-bit */
|
||||
#define TEST_REG_FULL ADC_SAR1_INITIAL_CODE_LOW_ADDR
|
||||
/* ADC_SAR1_INITIAL_CODE_HIGH_ADDR: register 1, bits [3:0] — 4-bit field */
|
||||
#define TEST_REG_MASK ADC_SAR1_INITIAL_CODE_HIGH_ADDR
|
||||
#define TEST_REG_MASK_MSB ADC_SAR1_INITIAL_CODE_HIGH_ADDR_MSB
|
||||
#define TEST_REG_MASK_LSB ADC_SAR1_INITIAL_CODE_HIGH_ADDR_LSB
|
||||
|
||||
#elif CONFIG_IDF_TARGET_ESP32S31
|
||||
|
||||
#include "soc/regi2c_saradc.h"
|
||||
#define TEST_BLOCK I2C_SARADC
|
||||
|
||||
Reference in New Issue
Block a user