espressif/esp-matter
1
0
Fork 0
mirror of https://github.com/espressif/esp-matter.git synced 2026-04-27 19:13:13 +00:00
Code Issues Packages Projects Releases Wiki Activity

examples: Build and pytest failure fixes for the submodule update

Browse Source 
- Fixed the h2 pytest failure by adding the timedInteractionTimeoutMs in the activedataset command
  since spec mandates a timed interaction.
- Fixed the external platform build failure.
This commit is contained in:
shripad621git
2025-08-21 14:32:10 +05:30
parent 0357093f39
commit 4500815659
5 changed files with 88 additions and 40 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tools/ci/extended_color_light_wifi_pics_code.txt
+84 -37
View File
@@ -37,6 +37,8 @@ CADMIN.M.UserInterfaceDisplay=0
CADMIN.M.AudioInterface=0
MCORE.DT_SW_COMP=0
MCORE.COM.BLE=1
MCORE.COM.WIFI_2P4GHZ=1
MCORE.COM.WIFI_5GHZ=0
MCORE.COM.WIFI=1
MCORE.COM.ETH=0
MCORE.COM.THR=0
@@ -327,6 +329,88 @@ CNET.C.C08.Tx=0
CNET.C.F00=0
CNET.C.F01=0
CNET.C.F02=0
OPCREDS.S=1
OPCREDS.C=0
OPCREDS.S.A0000=1
OPCREDS.S.A0001=1
OPCREDS.S.A0002=1
OPCREDS.S.A0003=1
OPCREDS.S.A0004=1
OPCREDS.S.A0005=1
OPCREDS.S.C01.Tx=1
OPCREDS.S.C03.Tx=1
OPCREDS.S.C05.Tx=1
OPCREDS.S.C08.Tx=1
OPCREDS.S.C0e.Tx=1
OPCREDS.S.C00.Rsp=1
OPCREDS.S.C02.Rsp=1
OPCREDS.S.C04.Rsp=1
OPCREDS.S.C06.Rsp=1
OPCREDS.S.C07.Rsp=1
OPCREDS.S.C09.Rsp=1
OPCREDS.S.C0a.Rsp=1
OPCREDS.S.C0b.Rsp=1
OPCREDS.S.C0c.Rsp=1
OPCREDS.S.C0d.Rsp=1
OPCREDS.C.A0000=0
OPCREDS.C.A0001=0
OPCREDS.C.A0002=0
OPCREDS.C.A0003=0
OPCREDS.C.A0004=0
OPCREDS.C.A0005=0
OPCREDS.C.C00.Tx=0
OPCREDS.C.C02.Tx=0
OPCREDS.C.C04.Tx=0
OPCREDS.C.C06.Tx=0
OPCREDS.C.C07.Tx=0
OPCREDS.C.C09.Tx=0
OPCREDS.C.C0a.Tx=0
OPCREDS.C.C0b.Tx=0
OPCREDS.C.C01.Rsp=0
OPCREDS.C.C03.Rsp=0
OPCREDS.C.C05.Rsp=0
OPCREDS.C.C08.Rsp=0
OTAP.S.M.DelayedActionTime=0
OTAP.S.M.UserConsentNeeded=0
OTAR.C.M.AnnounceOTAProvider=0
OTAR.C.M.NotifyUpdateApplied=1
I.S=1
I.C=0
I.S.A0000=1
I.S.A0001=1
I.S.C00.Rsp=1
I.S.C40.Rsp=1
I.C.C00.Tx=0
I.C.C40.Tx=0
LVL.S=1
LVL.C=0
LVL.S.A0000=1
LVL.S.A0001=1
LVL.S.A0002=1
LVL.S.A0003=1
LVL.S.A0004=0
LVL.S.A0005=0
LVL.S.A0006=0
LVL.S.A000f=1
LVL.S.A0010=0
LVL.S.A0011=1
LVL.S.A0012=0
LVL.S.A0013=0
LVL.S.A0014=0
LVL.S.A4000=1
LVL.S.C00.Rsp=1
LVL.S.C01.Rsp=1
LVL.S.C02.Rsp=1
LVL.S.C03.Rsp=1
LVL.S.C04.Rsp=1
LVL.S.C05.Rsp=1
LVL.S.C06.Rsp=1
LVL.S.C07.Rsp=1
LVL.S.C08.Rsp=0
LVL.S.F00=1
LVL.S.F01=1
LVL.S.F02=0
LVL.S.M.VarRate=0
CC.S=1
CC.C=0
CC.S.A0000=0
@@ -501,43 +585,6 @@ G.C.C02.Tx=0
G.C.C03.Tx=0
G.C.C04.Tx=0
G.C.C05.Tx=0
I.S=1
I.C=0
I.S.A0000=1
I.S.A0001=1
I.S.C00.Rsp=1
I.S.C40.Rsp=1
I.C.C00.Tx=0
I.C.C40.Tx=0
LVL.S=1
LVL.C=0
LVL.S.A0000=1
LVL.S.A0001=1
LVL.S.A0002=1
LVL.S.A0003=1
LVL.S.A0004=0
LVL.S.A0005=0
LVL.S.A0006=0
LVL.S.A000f=1
LVL.S.A0010=0
LVL.S.A0011=1
LVL.S.A0012=0
LVL.S.A0013=0
LVL.S.A0014=0
LVL.S.A4000=1
LVL.S.C00.Rsp=1
LVL.S.C01.Rsp=1
LVL.S.C02.Rsp=1
LVL.S.C03.Rsp=1
LVL.S.C04.Rsp=1
LVL.S.C05.Rsp=1
LVL.S.C06.Rsp=1
LVL.S.C07.Rsp=1
LVL.S.C08.Rsp=0
LVL.S.F00=1
LVL.S.F01=1
LVL.S.F02=0
LVL.S.M.VarRate=0
OO.S=1
OO.C=0
OO.S.A0000=1