espressif/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-04-27 19:13:21 +00:00
Code Issues Packages Projects Releases Wiki Activity

fix(gdma): revoke burst size array check in gdma_config_transfer

Browse Source
This commit is contained in:
Chen Chen
2026-03-23 16:33:30 +08:00
parent ed7c90c8aa
commit afe13a644a
7 changed files with 1 additions and 38 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/esp_driver_dma/src/gdma.c
+1 -14
View File
@@ -412,22 +412,9 @@ esp_err_t gdma_config_transfer(gdma_channel_handle_t dma_chan, const gdma_transf
}
uint32_t max_data_burst_size = config->max_data_burst_size;
if (max_data_burst_size) {
#if defined(GDMA_LL_SUPPORTED_BURST_SIZES_ARRAY)
uint32_t supported_burst_sizes[] = GDMA_LL_SUPPORTED_BURST_SIZES_ARRAY;
bool valid = false;
for (size_t i = 0; i < sizeof(supported_burst_sizes) / sizeof(supported_burst_sizes[0]); i++) {
if (supported_burst_sizes[i] == max_data_burst_size) {
valid = true;
break;
}
}
ESP_RETURN_ON_FALSE(valid, ESP_ERR_INVALID_ARG, TAG,
"invalid max_data_burst_size (%" PRIu32 "), supported: %s", max_data_burst_size, GDMA_LL_SUPPORTED_BURST_SIZES_STR);
#else
// burst size must be power of 2
ESP_RETURN_ON_FALSE((max_data_burst_size & (max_data_burst_size - 1)) == 0, ESP_ERR_INVALID_ARG,
TAG, "invalid max_data_burst_size: %" PRIu32, max_data_burst_size);
#endif
TAG, "invalid max_data_burst_size: %"PRIu32, max_data_burst_size);
#if GDMA_LL_GET(AHB_PSRAM_CAPABLE) || GDMA_LL_GET(AXI_PSRAM_CAPABLE) || GDMA_LL_GET(LP_AHB_PSRAM_CAPABLE)
if (config->access_ext_mem) {
ESP_RETURN_ON_FALSE(max_data_burst_size <= GDMA_LL_MAX_BURST_SIZE_PSRAM, ESP_ERR_INVALID_ARG,
components/esp_hal_dma/esp32c5/include/hal/gdma_ll.h
-4
View File
@@ -18,10 +18,6 @@
#define GDMA_LL_AHB_BURST_SIZE_ADJUSTABLE 1 // AHB GDMA supports adjustable burst size
#define GDMA_LL_MAX_BURST_SIZE_PSRAM 32 // PSRAM controller doesn't support burst access with size > 32 bytes
// GDMA supported burst sizes
#define GDMA_LL_SUPPORTED_BURST_SIZES_ARRAY { 4, 16, 32, 64 }
#define GDMA_LL_SUPPORTED_BURST_SIZES_STR "4, 16, 32, 64"
#ifdef __cplusplus
extern "C" {
#endif
components/esp_hal_dma/esp32c61/include/hal/gdma_ll.h
-4
View File
@@ -18,10 +18,6 @@
#define GDMA_LL_AHB_BURST_SIZE_ADJUSTABLE 1 // AHB GDMA supports adjustable burst size
#define GDMA_LL_MAX_BURST_SIZE_PSRAM 32 // PSRAM controller doesn't support burst access with size > 32 bytes
// SPI DMA supported burst sizes
#define GDMA_LL_SUPPORTED_BURST_SIZES_ARRAY { 4, 16, 32, 64 }
#define GDMA_LL_SUPPORTED_BURST_SIZES_STR "4, 16, 32, 64"
#ifdef __cplusplus
extern "C" {
#endif
components/esp_hal_dma/esp32h4/include/hal/gdma_ll.h
-4
View File
@@ -18,10 +18,6 @@
#define GDMA_LL_AHB_BURST_SIZE_ADJUSTABLE 1 // AHB GDMA supports adjustable burst size
#define GDMA_LL_MAX_BURST_SIZE_PSRAM 64 // PSRAM support INCR16
// SPI DMA supported burst sizes
#define GDMA_LL_SUPPORTED_BURST_SIZES_ARRAY { 4, 16, 32, 64 }
#define GDMA_LL_SUPPORTED_BURST_SIZES_STR "4, 16, 32, 64"
#ifdef __cplusplus
extern "C" {
#endif
components/esp_hal_dma/esp32p4/include/hal/gdma_ll.h
-4
View File
@@ -71,10 +71,6 @@
#define GDMA_LL_AXI_M2M_CAPABLE_PAIR_MASK 0x07 // pair 0,1,2 are M2M capable
// SPI DMA supported burst sizes
#define GDMA_LL_SUPPORTED_BURST_SIZES_ARRAY { 8, 16, 32, 64, 128 }
#define GDMA_LL_SUPPORTED_BURST_SIZES_STR "8, 16, 32, 64, 128"
#define GDMA_LL_TX_ETM_EVENT_TABLE(group, chan, event) \
(uint32_t[2][GDMA_ETM_EVENT_MAX]){ \
{ \
components/esp_hal_dma/esp32s3/include/hal/gdma_ll.h
-4
View File
@@ -74,10 +74,6 @@ extern "C" {
#define GDMA_LL_AHB_M2M_CAPABLE_PAIR_MASK 0x1F // pair 0,1,2,3,4 are M2M capable
// SPI DMA supported burst sizes
#define GDMA_LL_SUPPORTED_BURST_SIZES_ARRAY { 16, 32, 64 }
#define GDMA_LL_SUPPORTED_BURST_SIZES_STR "16, 32, 64"
///////////////////////////////////// Common /////////////////////////////////////////
/**
components/esp_hal_dma/esp32s31/include/hal/gdma_ll.h
-4
View File
@@ -63,10 +63,6 @@
#define GDMA_LL_AXI_M2M_CAPABLE_PAIR_MASK 0x07 // pair 0,1,2 are M2M capable
#define GDMA_LL_LP_AHB_M2M_CAPABLE_PAIR_MASK 0x03 // pair 0,1 are M2M capable
// SPI DMA supported burst sizes
#define GDMA_LL_SUPPORTED_BURST_SIZES_ARRAY { 8, 16, 32, 64, 128 }
#define GDMA_LL_SUPPORTED_BURST_SIZES_STR "8, 16, 32, 64, 128"
#define GDMA_LL_TX_ETM_EVENT_TABLE(group, chan, event) \
(uint32_t[GDMA_LL_INST_NUM][GDMA_ETM_EVENT_MAX]){ \
{ \